Files
Andreas Rheinhardt 415b466d41 avcodec/x86/vp3dsp: Port ff_vp3_idct_dc_add_mmxext to SSE2
This change should improve performance on Skylake and later
Intel CPUs (which have only half the ports for saturated adds/subs
for mmx register compared to xmm register): llvm-mca predicts
a 25% performance improvement on Skylake.

Signed-off-by: Andreas Rheinhardt <andreas.rheinhardt@outlook.com>
2026-04-19 08:21:17 +02:00
..
2025-04-27 15:52:30 +01:00
2026-01-02 18:39:48 +01:00
2025-08-03 13:48:47 +02:00
2017-02-21 00:40:20 +01:00
2024-11-03 10:53:15 +11:00
2024-11-03 10:53:15 +11:00
2024-10-12 11:21:14 -03:00
2016-01-28 19:49:48 -08:00